

ABSTRACT

The present invention relates to a method for minimizing the number of standard cells required to implement a digital circuit and for improving the characterization of new standard
5 cells based on their context/environment. In addition, a systematic method that utilizes detailed characterization at the transistor-level on critical areas of the design for improved characterization and optimization of the entire design is presented.

2025 RELEASE UNDER E.O. 14176